

PECL 7 x 5 x 1.8mm SMD

- Frequency range 750kHz to 800.0MHz .
- LVPECL Output
- Supply Voltage 3.3 VDC
- Integrated Phase Jitter 2.6ps typical
- Low cost unit

GENERAL SPECIFICATION

Model:	'GPW' Series
Technology:	High Q fundamental crystal with low jitter multiplier circuit
Output Logic:	LVPECL
Frequency range:	750kHz to 800.0MHz
Supply Voltage (Vdd):	+3.3V ±5% (Part code = '3')
Output Logic High '1':	VDD -1.025 min.*
Output Logic Low '0':	VDD -1.620 min.*
Integrated Phase Jitter:	2.6ps typical, 4ps max. (for 156.250MHz)
Period Jitter RMS:	4.3ps typical, (for 155.520MHz)
Period Jitter Peak to Peak:	27ps typical, (for 155.520MHz)
Phase Noise:	See table
Frequency Stability:	See table
Current Consumption	
750kHz to 24MHz:	25mA max.
24.01MHz to 96MHz:	65mA max.
96.01MHz to 640MHz:	100mA max.
Rise/Fall Times:	1.5ns max.(from 20% to 80% of PECL wave form)
Load:	$R_{L} = 50\Omega$ to VDD-2.0V (see circuit)
Start-up Time:	10ms max.
Duty Cycle:	50%±5% measured at Vpp -1.3V
Ageing:	±3ppm max. first year,
	±2ppm/year thereafter
Control Voltage Centre:	$+1.65V, V_{CON} = 0.3V \text{ to } 3.0V$
Frequency Deviation Range:	±80ppm (min.)
Linearity:	6% typical, 10% max.
Slope Polarity:	Positive. Increase of control voltage increases output frequency
Modulation Bandwidth:	25kHz min.
Input Impedance:	2MΩ min.
Enable/Disable:	See below

* Termination: $RL = 50\Omega$ to (VDD - 2.0V). See test circuit.

ENABLE/DISABLE FUNCTION (PAD2)

No Connection:	Differential PECL and compimentary PECL outputs enabled.
Disable:	Both outputs are disable (high impedance) when Pad 2 is taken below 0.45V ref to ground. Oscillator is always on, only output buffer stage is disabled.
Enable:	Both outputs are enabled when Pad 2 is take above 1.45V ref to gound.
Enable/Disable Time:	10ns max.

PHASE NOISE at 155.520MH

	D.JZUMITZ					
		F	requency Operating	Stability over Temp. Range*	±25ppm	1
Bc/Hz			Commercia	al -10° to +70°C	Δ	1
Bc/Hz			Inductrial	40 to 185°C		
Bc/Hz			muosinui	-40 10 ± 65 C	U	
Bc/Hz		ж I	with a first of a first of the second s			
Bc/Hz		*.!	* If non-standard temperature stability is required enter the			
Bc/Hz	stability in ppm after either 'C' (-10° to +70°) or 'I' (-40° to + Example: 'C20' = ±20ppm over -10 to +70°C					
Bc/Hz						

MERCURY ELECTRONICS EUROPE Blacknell Lane CREWKERNE Somerset UK TA18 7HE Tel: +44 (0)1460 230010 Fax: +44 (0)1460 230011, info@mecxtal-europe.com, www.mecxtal-europe.com





Page 1 of 2

OUTLINE AND DIMENSIONS



- 3 Ground
- 4 Output
- 5 **Complimentary Output**
- 6 Vcc

VOLTAGE-CONTROL CHARACTERISTICS

Control Voltage Centre:	+1.65V (Vcon = $+0.3V$ to $+3.0V$)
Frequency Deviation Range:	±80ppm Use 'N' (minimum), 'M' (maximum) or 'T' (typical)
Linearity:	6% typical, 10% maximum
Slope Polarity:	Positive (increase of control voltage increases output frequency)
Modulation Bandwidth:	25kHz min., (-3dB, 0V ≤Vcontrol ≤3.3V)

FREQUENCY STABILITY OVER TEMPERATURE





PECL 7 x 5 x 1.8mm SMD Page 2 of 2

PECL VCXO TEST CIRCUIT



PART NUMBER SCHEDULE

